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Control and Stability Analysis for the Vdd-hopping Mechanism
Carolina Albea, Carlos Canudas de Wit and Francisco Gordillo
Abstract—In low-power electronics, achieving a
high energy efficiency has great relevance. Nowadays,
Global Asynchronous Local Synchronous Systems en-
ables to use a Local Dynamic Voltage Scaling archi-
tecture. This technique allows to reach a high energy
efficiency. Moreover, Local Dynamic Voltage Scaling
can be implemented using different approaches. One
of them is the Vdd-Hopping technique. In this paper,
we propose an innovative control approach which
aims for minimizing the energy dissipated during the
Vdd-Hopping transients. In addition, our control also
includes the ability to limit the current peaks during
such transients. Stability of the closed-loop system is
analyzed.
A discrete version of this controller is ob-
tained, which coincides with ENergy-AwaRe Control
(ENARC) that is patent pending. And a comparison
of this last one with another published is done.
I. Introduction.
The development of low-power electronic needs gigan-
tic number of chips and at the same time every chip
should be implemented at the lower power level.
In a chip, several levels of supply voltages are required
for reducing power consumption, therefore an integrated
DC-DC converter is an important component. These
converters have to generate voltages in the typical rage
of 0.8V − 2.5V from a source of 3.3V .
The most commonly used topologies in DC-DC con-
verters in low power electronics are: continuous buck
converters [1], [2], [3], boost converters [4] and buck-
boost converters or charge pump [5], among others. Nev-
ertheless, discrete converters can achieve a larger energy-
efficiency, as the Power Supply Selector (PSS) presented
in [6], which deal with Local Dynamic Voltage Scaling
(LDVS) [7], [8] adapted to Globally Asynchronous and
Locally Synchronous Systems (GALS) [9]. This mode of
operation provides additional flexibility which allows to
use energy-aware converter structures such as Dynamic
Voltage Scaling (DVS) architectures.
In this case, LDVS is based on Vdd-hopping technique
that fulfills LDVS by dynamically changing the supply
voltage Vdd. The operation principle is to use two voltage
levels instead of a continuously adjustable voltage. Vdd-
hopping system is made up of a discrete DC-DC con-
verter called Power Supply Selector with the two voltage
levels refereed before.
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The main control problem in low-energy DC-DC con-
verters is to achieve a high energy-efficiency, a low cost
and a minimal area occupancy in the silicon-wafer. In
addition, DC-DC converters must be able to adapt to
various loading conditions and achieve high efficiency
over a wide load-current range, which is critical for ex-
tended battery life. Moreover, it is also important to keep
the rate of change of the device voltage provides a correct
and reliable operation during the switch transition.
In this paper, a controller is proposed to handle the
two-voltage level Vdd-hopping structure. Nevertheless,
an important current peak is obtained. This controller
was modified in order to achieve a high-performance
from a point of view of current peaks. Current peaks
are managed by means of introducing a maximal current
peak constraint, that is, introducing an on-line saturation
mechanism.
Stability analysis of the closed-loop system is based
on LaSalle’s invariance principle, both without and with
saturation mechanism. The system with the on-line sat-
uration mechanism works as a switched system. In this
case, it is proved that the system converges to the voltage
reference.
The controller is discretized for physical implemen-
tation, reaching the same structure that the patent
pending control with the name ENergy-AwaRe Con-
troller (ENARC) [10]. Moreover, it is compared with
the discrete one proposed by [6]. Getting a considerable
improvement with respect to the energy efficiency as well
as providing a safe operation condition, thus, it provides
an advance in the energy-aware nanotechnology field.
The rest of this work is organized as follows: in Section
II the circuit model of the Vdd-hopping is presented just
as its properties and the error equation for achieving the
desired voltage levels. This model is used in order to
design a robust controller in Section III. Stability analysis
is shown in Section IV. A discretization and comparison
is made in Section V. The work closes with a section of
conclusions.
Notation. Let us denote:
satMm (x) =



M if x > M
x if m ≤ x ≤ M
m if x < m
round(x) is the nearest integer to x. Finally, ζ+ and ζ−
respectively denote ζ(k + 1) and ζ(k), that is, the value
of ζ in two consecutive sampling time, furthermore ∆ζ ,
ζ+ − ζ−.
II. Model of Vdd-hopping mechanism.
The aim of DC-DC converters in portable electronic
systems is to obtain a high efficiency, low cost, reduced
size and low noise, since the battery capacity is limited
in any portable electronic device. These converters can
further enhance battery run-time.
A. Mathematical model.
There is a novel discrete DC-DC converter presented
in [6] called Power Supply Selector (PSS) which principal
advantages are: it has a minimal area occupancy in the
silicon-wafer, negligible dissipated energy, low cost and it
does not need passive components. It uses Vdd-hopping
technique for getting a LDVS architecture for a globally
asynchronous and locally synchronous system.
Vdd-hopping is basically made up of a PSS and two
external supply voltages which provides a high voltage
level, Vhigh, and a low voltage level, Vlow. For simplicity,
only one voltage supply is considered, Vhigh, accomplish-
ing the two voltage levels with this only voltage supply.
With this assumption about the supply voltage, at least
one transistor must be always switched on. vc is the
output voltage of the system.
The load model for this kind of low-power system
usually is an impedance which depends on the chip
frequency, and also on the core voltage, vc. We assume
that in the Vdd-hopping system the frequency depends
on the vc, thus, we consider that the load depends only
on the vc. The load model can also be completed with
a leakage current source due to the aggregated effect of
the PMOS leaks transistors.
B. Mathematical model for control design.
Figure 1 shows an electrical representation of the Vdd-
hopping with the voltage supply, Vhigh, together with the
load described before.
M1 R1
M2 R2
Mn−1 Rn−1
Mn Rn
Vhigh
IMPEDANCE
Z(vc)
vc
Il(vc)
Fig. 1. Vdd-hopping, voltage supply and load
Assumption 1: The PMOS transistors are modeled as
ideal resistors when they are switched-on. They are
considered to have the same electrical characteristics.
Let us take Vh = Vhigh, the voltage loop equation
yields the relation:
Il(vc) =
Vh − vc
R(uk)
(1)
where R(uk) ,
R0
uk
being uk the number of transistors
switched on, therefore, uk ∈ U = {1, 2, ..N} and it will
be the control law. Note, that with uk = 1 and uk = N
are achieved the desired low and high voltage values,
respectively. On the other hand, R0 is the transistor
resistance characteristic, that in this case, is the same
for all transistors R0 = R1 = R2 = . . . = RN .
Il, that is the current through the load, depends only
on the vc, as was seen before, therefore it will vary
during the hopping transitions. Note, that the system
is continuous less the controller that is discrete.
Combining the specific form of the load impedance
with (1), the voltage dynamic expression can be com-
pactly expressed as:
v̇c = −β(vc)vc + (Vh − vc)buk − δ (2)
where:
• β(vc) > 0 depends on the load.
• b and δ depend on the parameters of the system and
both are positives.
Note that (2) is a nonlinear system
v̇c = −f(vc) + g(vc)uk − δ (3)
Property 1: System (3) has the following properties
i) f : D → R+ and g : D → R+ are globally Lipschitz
from a domain D ⊂ R+ into R+
ii) f and g are positive-semidefinite
iii) the state vc is strictly positive
iv) δ ∈ R+ can be seen as a constant perturbation
Defining e , vr − vc, where vr is the reference voltage
signal, let us rewrite System (2)
ė = −(buk + β(vc))e
+(buk + β(vc))vr − bVhuk + δ + v̇r (4)
which is the associated error equation.
In [11] is proved that the error system is open-loop
stable.
III. Control law.
As was seen before, System (2) is a stable first or-
der nonlinear system. Nevertheless, in low-power system
there is certain requirements like minimal dissipated
energy, minimal current peaks through the set of PMOS,
minimal transition time, etc, which can be achieved with
a suitable control law.
A. Robust control design without current peak constraint.
This controller is designed to cope with possible
steady-state errors. It is computed assuming that more
than one transistor is switched at once and, dealing with
a stabilization point problem. Therefore, the reference
will be constant. This controller is not based on the
explicit knowledge of the system, being robust.
The proposed control law is:
uk = sat
N
1 {round(K1e + K2σ)} (5)
Note, that σ corresponds to
∫ t+T
t
e, which augments
the system. They are chosen with the follow tunning
mechanism:
K1 =
2ξωn − (uklb + βl)
b(Vhigh − Vlow)
(6)
K2 =
ω2n
b(Vhigh − Vlow)
(7)
being βl = min(β). Note that K2 > 0.
Lemma 1: If ξ is chosen such that
ξ ∈
[
uklb + βl
2ωn
,
uklb + βl
2ωn
+
ω2nb(Vh − Vlow)
b2ūMk (Vh − Vlow)k + 2ω
2
n
]
then K1 > 0 and K1(bū
M
k + 2K2) − K2 < 0. Being
ūMk the maximal equilibrium value of uk. Note, that
ω2
n
b(Vh−Vlow)
b2ūM
k
(Vh−Vlow)k+2ω2n
> 0.
A simulation using Matlab is done for displaying the
stability properties of this control law.
The number of transistors used is N = 24. Note
that there is always, at least, one active transistor. The
voltage supply is Vh = 1.2V . vr follows a linear time
evolution between Vlow = 0.8V and Vh = 1.2 − ∆.
Remark 1: The maximal voltage achieved, vc, must be
Vmax = Vh −∆ where ∆ ∈ R being small. It depends on
the voltage supply, the PMOS transistors characteristic
and the load.
The PMOS transistors have a value R0 = 31, 4Ω, the
capacitance is C = 9nF , the threshold voltage is Vth =
0.4V , and clock frequency system is wn = 500MHz. ∆
is 0.087V . ξ ∈ [0.04, 0.08], and it is taken ξ = 0.05.
Figure 2 shows the simulation of this control strategy.
This controller does not require model information, thus
it is easy for physical implementation, nevertheless it pro-
vides an important current peak, which are not desired
since it increases the energy dissipated as can damage
the physical system.
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Fig. 2. Control without current peak constraints. a) Evolution of
the number of active PMOS, b) evolution of the vr (dashed) and
evolution of vc (solid). c) evolution of the current Il.
B. Control redesign with current constraint.
In order to avoid current peaks, let us introduce a
system with pre-specified constraints. This constraint can
be the maximal admissible current peak for the system,
|∆Il|. This constraint can be introduced in the system
defining:
I+l =
Vh − v
+
c
R0
u+k
I−l =
Vh − v
−
c
R0
u−k
Let us regard, that vc is continuous, that is, vc = v
+
c =
v−c then
∆Il =
Vh − vc
R0
(u+k − u
−
k ) =
Vh − vc
R0
∆uk
The maximal admissible current peak is:
Vh − vc
R0
∆uk ≤ |∆Il|
being
−∆Il ≤
Vh − vc
R0
∆uk ≤ ∆Il
This constraint can be introduced in the system by
saturating ∆uk. The maximal and minimal uk is in every
period-time:
∆uMk =
R0
Vh − vc
∆Il , α
M
k (8)
∆umk = −
R0
Vh − vc
∆Il , α
m
k (9)
being αMk > 0 and α
m
k < 0. Thus, the controller is
uk = sat
N
1
{
round(sat
ᾱM
k
ᾱm
k
(K1e + K2σ))
}
(10)
where the current peak constraints are employed accord-
ing to next expressions:
ᾱMk = uk−1 + α
M
k (11)
ᾱmk = uk−1 + α
m
k (12)
In order to simulate the closed-loop system, we take
the maximal admissible current peak for switching, at
least, one transistor. For that, ∆Il >
Vh−Vlow
R0
0.5. Note,
as uk is an integer, then the minimal ∆u necessary for
switching is 0.5.
Figure 3 shows a simulation of this controller. Note,
how the current peaks have been reduced considerably
with respect to the previous controller (Fig. 2).
IV. Stability analysis of the robust
controller.
In this section, let us study the stability of System
(2) in closed-loop with the robust controller developed
in the previous section. Firstly, we are going to analyze
the stability of the closed-loop system without on-line
current limits saturation, and following, with on-line
current limits saturation.
Let us assume that β changes slowly β̇ ≈ 0, considering
that it is constant.
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Fig. 3. ENARC. a) Evolution of the number of switched-on PMOS,
b) evolution of the vr (dashed) and evolution of vc (solid). c)
evolution of the current
A. Stability of the closed-loop without current peak con-
straints.
In this point, we are going to deal with stabilization
point problem for System (2) with controller (5).
Theorem 1: System (2) with controller (5) is locally
asymptotically stable for all initial condition e(0), if K1
and K2 are positives.
Proof: The equilibriums of System (2) are
0 = −(vr − Vh)būk + βv̄c + δ
getting the controller values
ūk =
βv̄c + δ
(Vh − vr)b
= K2σ̄ (13)
v̄c and σ̄ are the equilibrium value of vc and σ, respec-
tively. Note that ūk will be 1 or N, as has been said in
Section before.
Let us take wk = uk− ūk, System (2) reaches the form:
ė = −f(ūk + wk)e + (vr − Vh)bwk +
(vr − Vh)būk + K2vc + δ (14)
Being f(ūk + wk) positive.
Using (13) in the third term of the right-hand side of
(14), we can achieve
ė = −f(ūk + wk)e + (vr − Vh)bwk − K2e
Following the Lyapunov’s arguments, let us take the
next candidate Lyapunov function
V =
e2
2b(Vh − vr)
+
(σ − σ̄)2
2
K2 =
e2
2b(Vh − vr)
+
(uk − ūk − K1e)
2
2K2
Note that vr is the reference and it is constant. Moreover,
(Vh − vr) > 0 and b is positive as was established in
Section II. The second equality comes from (5) and (13),
thus the Lyapunov derivative is
V̇ = −
f(ūk + wk)e
2
b(Vh − vr)
−
K2e
2
b(Vh − vr)
− K1e
2+
1
K2
[(K1ė + K2e) − (K1ė + K2e)] ·
[
satN1 {round(K1e + K2σ)} − K2σ̄ − K1e
]
it is reached adding ±K1e
2 and considering u̇k = K1ė +
K2e. Therefore,
V̇ = −
(
f(ūk + wk)
b(Vh − vr)
+
K2
b(Vh − vr)
+ K1
)
e2 ≤ 0
Note that K1 and K2 are positives, as is stated in the
theorem.
The stability is established by LaSalle’s invariance
principle, since the maximum invariant set with V̇ = 0
is the single point (e = 0, σ = σ̄).
B. Stability of the closed-loop System with current peak
constraints.
Now, we are going to study the stability of System
(2) with the controller (10), for the stabilization point
problem.
Theorem 2: System (2) with controller (10) is locally
asymptotically stable for all initial conditions e(0), if K1
and K2 are positives.
Proof: There is a space region, where the system
does not saturate in the current peak saturations being
applicable Theorem 1. This is the Region I showed in
the Fig. 4. Nevertheless, there exist two other regions
corresponding to the case when the system saturates
in the upper level (Region II), and when the system
saturates in the lower level (Region III), being a switched
system.
Remark 2: The equilibriums of System (2), that is
when uk = ūk, are in Region I. This is easy to see in
definitions (11)–(12).
Region II
Region III
Region I
Fig. 4. Saturation system regions
Firstly, let us cope with the Region I. Note that it
corresponds to the case studied before, the controller
without current peak constraints. Therefore, in this re-
gion the system is locally asymptotically stable. Follow-
ing Remark 2 the equilibriums are in this region.
Next up, the Region II and III are considered. In this
case, the saturated system will converge to the Region I
in a finite time.
Lemma 2: System (2) with controller (10) saturated
in the upper or lower current peak limits for all initial
condition e(0) converges to the non-saturation region in
a finite time, if K1(bū
M
k + 2K2) − K2 < 0.
Proof: We start studying the Region II, that is, the
case when the system saturates in the upper dynamic
limit saturation. Let us regard u̇k = K1ė+K2e and that
αMk (e) is the saturation corresponding to u̇k, as is seen
from Eq. (11), then this region has the next property:
Property 2: In Region II, System (2) fulfills
• u̇k > α
M
k (e) > 0
• ük ≤ ε < 0 being ε = −bR0K1∆Imax = cte
• e > 0
being αMk (e) given by (8). vc = vr−e, as was seen above.
ε comes from h(e) defined below plus Eq. (8).
Remark 3: uk is monotonous decreasing, with deriva-
tive bounded away from zero, as shown the previous
property, and hence it will reach ūk (Eq. 13) in finite
time.
Let us take as Lyapunov function
W = u̇k − α
M
k (e) = K1ė + K2e − α
M
k (e) > 0
derivating (8)
Ẇ = K1ë + K2ė +
αMk (e)
(Vh − vr + e)
ė
substituting the second derivative error
Ẇ = −b(Vh − vc)K1u̇k +
(
−K1(buk + 2K2) + K2 +
αMk (e)
Vh − vr + e
)
ė
Note that (Vh − vc) > 0 and u̇k > 0 in this region, the
first term on the right-hand side is negative for all instant
time.
Rewriting
Ẇ = −h(e) +
(
−K1(buk + 2K2) + K2 +
αk(e)
Vh − vr + e
)
ė
< −h(e) +
(
K1(buk + 2K2) − K2 −
αk(e)
Vh − vr + e
)
K2e
K1
< −h(e) +
(
K1(bū
M
k + 2K2) − K2 −
αk(e)
Vh − vr + e
)
K2e
K1
The first inequality comes from u̇k > 0, which is, K1ė+
K2e > 0, thus −ė <
K2e
K1
. In the second inequality, a
maximal value of uk is taken.
As K1(bū
M
k + 2K2) − K2 < 0 then
Ẇ < 0
The proof for Region III is similar to the one developed
before for Region II.
By La Salle’s invariance principle, we can conclude the
statement of the Theorem, since we have found an invari-
ant set Ω, see Fig.4, such that V̇ (e, σ) = 0 ∀(e, σ) ∈ Ω,
containing the desired point. Furthermore, Lemma 1
implies that the domain of attraction is not restricted to
the invariant set Ω, but it is also limited by the saturation
limits and some appropriate Lyapunov levels.
V. Discretization and comparison of the
controller with current peak constraints.
The controller (10) is discretized for physical imple-
mentation, as follows:
ūk = sat
N
1
{
ūk−1 + round(sat
αM
k
αm
k
(K̄1∆ek + K̄2ek))
}
(15)
where K̄1 = K1 −
K2
2 , K̄2 = K2T [12].
This controller has a similar structure that the one
patent pending in [10], and the simulation of this con-
troller provides a voltage and current evolutions equal
that in Fig. 3.
A. Comparison with an intuitive control.
The original problem raised by the authors of [6] is
a tracking problem of the voltage vc with respect to
the time-varying reference voltage signal, vr. The control
implemented by the authors is
uk+1 = uk + sign(e) (16)
as this controller has been designed from intuition, we
call it here ‘intuitive control’. With this control law,
one only transistor can be switched on or off at every
sampling time, what is not taken into account for the
previous controller, where is assumed that more than one
transistor can be switched on or off at the same time
period.
Taking the same simulation values given in Section III
and having a slope of vc of 1.015 · 10
6V/s, a simulation
of this controller is done, which is showed in Fig. 6. Note
that the current through the transistors, as expected,
presents important peaks.
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Fig. 6. Intuitive control. a) Evolution of the number of switched-on
PMOS, b) evolution of the vr (dashed) and evolution of vc (solid).
c) evolution of the current Il.
The dissipated energy during the transient in the set of
PMOS depends on the type of control law employed; thus
on the switching sequence and the transient time. For
4. Rounding
mechanism
ek
Vref
Vc
∆umk∆u
M
k
satN1
q−1
ūsk−1
ūsk
∆usk∆uk
∆I
ADC
ADC
ek−1
K̄1
K̄2
Vrk
Vck
q−1
3. On-line
saturation
mechanisms
2. On-line
current limits
mechanism
1. Error Tracking Filter
∆ūsk
ūsk
5.Output saturation
mechanism
Fig. 5. ENARC structure patented in [10].
instance, a non-smooth behavior of the current transient
and a larger transient time may result in a higher energy
consumption, as is happened in Fig. 7. In this figure,
dissipated energy in the set of PMOS transistors during
the rising transient is shown.
Note that the dissipated energy is higher using the
intuitive controller (16) than using the discrete-controller
(15) providing, besides, a safe operation condition. More
precisely, dissipated energy has been reduced from 7.2nJ
to 0.26nJ , exactly a 96%.
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Fig. 7. Energy comparison between the intuitive control, and the
ENARC, during rising transient.
VI. Conclusion.
In this work a controller has been designed for the Vdd-
hopping system with the aim of reducing the dissipated
energy, minimizing the current peaks in the set of PMOS
transistors and considering a stabilization-point problem.
This last point comes from the possibility of allowing
such controller to switch more than one transistor at the
same sampling time.
The stability of the Vdd-Hopping system with the
proposed controller is analyzed. This analysis follows
LaSalle’s invariance principle for a domain bounded by
Lyapunov level plus saturation lines.
This controller has been discretized, noting that it is
similar to the one patented in [10]. Moreover, it has
been compared with the discrete intuitive control used
in [6], getting a better performance in terms of transient
responses and/or dissipated energy.
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